## **NUSOD 2020**

## Hybrid Electronic-Photonic Integrated Circuits: Hybrid FET-LET SRAM

Antardipan Pal<sup>1</sup>, Yong Zhang<sup>1\*</sup>, *Senior Member, IEEE*, and Dennis D. Yau<sup>2</sup> <sup>1</sup> Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC 28223, USA <sup>2</sup> Cupertino, CA 95014, USA

*Abstract* - High speed, low power, low leakage, and low noise circuits are extremely essential for modern VLSI chips. Since on-chip cache memories consume appreciable amount of the total chip area and energy, high performance and low power Static Random-Access Memories (SRAMs) are needed for high performance and low power electronic systems. A hybrid FET-LET 6T SRAM, with the access transistors being replaced by Light Effect Transistors (LETs), has been proposed and analytically analyzed. Numerical analyses reveal that a prototype hybrid SRAM array of size 512KB show a factor of 18 and 17 reduction in read delay and read energy, respectively; and 2 and 4 reduction in write delay and write energy, respectively, compared to the conventional 6T SRAMs.

## *Index Terms*— SRAM, LET, access devices, low power, low leakage

While photonic integrated circuits (PIC) are playing ever-greater roles in our technology ecosystem, the anticipated explosive growth has not yet happened, because of a few fundamental or practical challenges:<sup>1</sup> (1) size mismatch, because photonic devices are fundamentally limited by light wavelengths; (2) high energy-data rate (EDR), due to the energy efficiency of photonic devices when used for transmitting information in terms of joule per bit of the information transmitted;(3) cascadability and fan-out,<sup>2</sup> because of the inefficient conversion between optical and electrical energies. Therefore, in a current PIC, photonic components are typically used for interconnection between electronic sub-systems. Here we propose a novel approach that can overcome these limitations and thus allow photonic devices playing more active roles in information processing.

SRAMs are generally used in high speed caches providing a direct interface with the CPU at high speeds, and on chip caches typically consume a major portion of the total energy of a chip.<sup>3</sup> However, further improvement potential is limited to meet the ever increasing demands in speed and energy consumption within the conventional framework. Although photoconductive devices like a Light Effect Transistor (LET),<sup>4,5</sup> may potentially offer advantages in switching speed and energy and even perform logic operations, they also face the cascadability issue.<sup>6</sup> To take the advantages of both LETs and FETs but avoid their shortcomings, we propose a hybrid FET-LET 6T SRAM that can offer major improvement on the overall performance by replacing the two access FETs with two

LETs and the word line electrical wires with optical waveguides (OWGs). This application also avoids the well-known energy-data rate (EDR) challenge (EDR  $\leq$  10fJ/bit for on-chip communication),<sup>7</sup> since it is not required to use light to address photonic devices individually,<sup>6</sup> but in a group simultaneously through an OWG.



Fig. 1: Schematic of a Light Effect Transistor (LET)

A LET, as shown in Fig. 1, is a very simple structure with a semiconductor nanowire (SNW) placed on an insulating substrate with two metal contacts at the ends.<sup>4</sup> In the LET, the source drain conductivity is modulated by light of suitable wavelength as in a photoconductive device but with specific I-V characteristics.<sup>4,8</sup> The advantage of LET over a FET is due to the removal of physical gate, thus minimizing the complex gate fabrication process and random dopant fluctuations and gate related short channel effects (SCEs) which are common in nano-scale FETs. Since the LET does not have a physical gate, the device speed is expected to be only limited by the carrier transit time or lifetime, which-ever is smaller, rather than the capacitive delays as in the FET.

For most semiconductor NWs in the nonballistic transport regime, the carrier transit time depends on the electrical field, for instance, Si at E=10kV/cm, the electron velocity is around 7x10<sup>6</sup> cm/s,<sup>9</sup> and the carrier transit time ( $t_{LET}$ ) can be estimated to be 7.1ps for a 500nm long Si NW. Considering a switching time ( $t_{LET}$ )=7.1ps, an on-current of  $I_{sd}=1\mu$ A under  $V_{sd}=1$ V, the electrical switching energy  $E_{el}$  (=  $I_{sd} \times V_{sd} \times t_{LET}$ ) will be of the order 7.1aJ/switch. However, in the LET, optical gating power ( $P_g = E_{ph}I_{sd}/(eG)$ , where  $E_{ph}$  is the photon energy, G is the photo-conductive gain) also contributes to the total switching energy.<sup>4</sup> Assuming  $E_{ph}=2.5 \text{eV}$ ,  $G=10^3$ , to have  $I_{sd}=1\mu A$ , we get  $P_g=2.5$  nW. Then, considering  $t_{LET}=7.1$  ps, the optical switching energy  $E_{op}$  will be 1.8x10<sup>-2</sup>aJ/switch <<  $E_{el}$ , which leaves sufficient room allowing for below100% light power delivery efficiency. A large prototype LET device made of CdSe NW yielded  $I_{ds}$ =0.35µA at  $V_d$ =1.43V when illuminated with 110nW at 532nm, and an estimated total switching energy ( $E_{tot,sw} = E_{el} + E_{op}$ ) of 0.06fJ/switch,<sup>4</sup> which is almost an order of magnitude better than typical FETs. Moreover, because of a very low dark current ( $I_{ds}$ ~1pA), the  $I_{on}/I_{off}$  ratio for a LET could be as high as  $10^{6,4}$  which is almost an order of magnitude better than that of advanced FETs, which can reduce the leakage in the access paths of a hybrid SRAM.



Fig. 2: A prototype hybrid 6T SRAM cell

In a hybrid 6T SRAM, the two access FETs of a regular 6T SRAM are replaced by two LETs (L1 and L2) as shown in Fig. 2. To quantify the potential improvements, a LET with generic semiconductor NW of L=500nm (length) and D=70nm (diameter) and a drive current of  $25\mu$ A is considered. Numerical analyses show that by replacing the FET access devices by LETs in hybrid arrays of size 256 bytes–512KB give an average improvement of 24 and 21 respectively on read delay and read energy, and an average improvement of 3 and 5 respectively on write delay and write energy.



Fig. 3: EDPs of regular and hybrid SRAM arrays

The figure of merit (FOM) or performance evaluation of a SRAM array can be found from the energy-delay product (EDP).<sup>10</sup> Considering a 50% probability of the SRAM array being accessed and for each of the read and write operation,<sup>10</sup> it can be shown that the hybrid SRAM arrays on an average exhibit almost two orders in magnitude smaller EDP than the regular 6T SRAM arrays as shown in Fig. 3.

Also, hybrid SRAMs with a smaller drive current and dimension for the LET access devices (with drive current of  $5\mu$ A and L=300nm and D=50nm) are considered. It is found that for the same range of the array sizes, the average improvements over regular 6T SRAM structures are 5 and 24 respectively on the read delay and read energy, and 3 and 5 respectively on write delay and write energy

It is evident that for the case of higher drive current (5 times) and device dimension of the access LETs in the hybrid 6T array, the average ready delay improvement is more drastic, while the average write delay is almost same for the two cases, since for large arrays it predominantly depends on the write circuitry current.<sup>10</sup> The average read and write energies are almost unchanged with slight increase due to the increase of optical gating energy  $(E_{op})$  and electrical switching energy  $(E_{el})$  per LET device. Consequently, the average EDP of the hybrid array with larger drive current and device dimension is slightly larger (< 5%) than the other case. So, it may not be very advantageous to increase the drive current of the access LETs in a hybrid 6T SRAM array since the overall energy consumption increases and figure of merit decreases.

Overall, the hybrid 6T SRAM gives greatly improved performance along with much smaller energy consumption over the regular 6T SRAM, and the proposed hybrid SRAM architecture offers close electronic-photonic integration on the same chip with both electronic and photonic devices playing active roles synergistically.

\* corresponding author: <u>yong.zhang@uncc.edu</u>

## REFERENCES

- 1. Miller, D. A. B. Applied Optics 2010, 49, (25), F59-F70.
- 2. Miller, D. A. B. Nature Photonics 2010, 4, (1), 3-5.
- 3. Gu, S.; Sha, E. H.; Zhuge, Q.; Chen, Y.; Hu, J. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **2016**, 35, (12), 2008-2017.
- 4. Marmon, J. K.; Rai, S. C.; Wang, K.; Zhou, W.; Zhang, Y. *Frontiers in Physics* **2016**, *4*, (8).
- 5. Zhang, Y.; Marmon, J. K. Light-Effect Transistor (LET), US20170104312A1. US20170104312A1, 2017.
- 6. Zhang, Y. Journal of Physics: Conference Series 2020, 1537, 012004.
- 7. Cun-Zheng, N. Advanced Photonics 2019, 1, (1), 1-10.
- 8. Mott, N. F. G., R.W, *Electronic Processes in Ionic Crystals* Oxford University Press: Oxford, London, 1948.
- 9. Madelung, O., *Semiconductors: Data Handbook.* 3rd ed.; Springer-Verlag: Berlin, Heidelberg, New York, 2004.
- 10. Shafaei, A.; Afzali-Kusha, H.; Pedram, M. 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 5-9 June, 2016; pp 1-6.